The verification of a bit-slice ALU has been accomplished using a mechanical theorem prover. This ALU has an n-bit design specification, which has been verified to implement its top-level specification. The ALU and top-level specifications were written in the Boyer-Moore logic. The verification was carried out with the aid of Boyer-Moore theorem prover in a hierarchical fashion.
Introduction
The verification of a bit-slice ALU design has been accomplished with the aid of a mechanical theorem prover. This ALU, used in the FM8502 microprocessor [Hunt 89 ], has been proved to implement the FM8501 abstract ALU specification which precisely describes the operation of the FM8501 ALU in terms of natural numbers, integers, and bit vectors. This verification was accomplished in two steps: one, verifying that the FM8501 ALU implements its abstract specification, and two, verifying that the results computed by the FM8502 bit-slice ALU exactly match the results computed by the FM8501 ALU. This paper is concerned with only the second part of the verification; the first part has been documented elsewhere [Hunt 85 ].
The Boyer-Moore Logic and Theorem Prover
The Boyer-Moore logic [Boyer & Moore 88 ] is a quantifier-free, first-order predicate calculus with equality. Logic formulas are written in a prefix-style, Lisp-like notation. Included with the logic are several built-in data types: Booleans, natural numbers, lists, literal atoms, and integers.
The Boyer-Moore logic is unusual in that the logic may be extended by the application of any of the following axiomatic acts: defining conservative functions, adding recursively constructed data types, and adding arbitrary axioms. Adding an arbitrary formula as an axiom does not guarantee the soundness of the logic; we do not use this feature.
The Boyer-Moore theorem prover is a Common Lisp [Steele 84] program which provides a user with various commands to extend the logic and to prove theorems. The theorem prover is interactive and users enter commands through the top-level Common Lisp interpreter. The theorem prover manages a database of axioms, definitions, and proved theorems, thus allowing a user to concentrate on the less mundane aspects of proof development. The theorem prover contains decision procedures for tautology checking and linear arithmetic, a simplifier, and a rewriter. It is possible to add decision procedures to the theorem prover after proving their correctness.
We use the Boyer-Moore theorem prover as a proof checker. The theorem prover is led to difficult theorems by giving it a graduated sequence of more and more difficult lemmas until a final result can be obtained.
Bit Vectors
Bit vectors are axiomatized by adding a new Boyer-Moore data type. Bit vectors are defined recursively, and each bit vector constructor function takes a bit and a bit vector as arguments. We employ the Boyer-Moore Shell Principle to formally define the bit vector data type.
Shell Definition.
Add the shell BITV of two arguments, with base function BTM; recognizer function BITVP; accessor functions BIT and VEC; type restrictions (ONE-OF FALSEP TRUEP) and (ONE-OF BITVP) ; and default functions FALSE and BTM.
Some of the axioms introduced as a result of this data type definition are below.
(NOT (EQUAL (BITV X Y) (BTM))) (IMPLIES (AND (BITVP X) (NOT (EQUAL X (BTM)))) (EQUAL (BITV (BIT X) (VEC X)) X)) (IMPLIES (OR (FALSEP X) (TRUEP X)) (EQUAL (BIT (BITV X Y)) X)) (IMPLIES (BITVP Y) (EQUAL (VEC (BITV X Y)) Y))
We define our bit vectors to have a "little-endian" format; thus the number 6 can be represented by
(BITV F (BITV T (BITV T (BTM))))
. We define the function NAT-TO-BV to convert a natural number N into a bit vector of SIZE bits. We define several functions which are useful when working with bit vectors. The function BTMP, defined below, formalizes our notion of an empty bit vector. If X is recognized as a bit vector, then X is empty if X = (BTM); otherwise, X is considered empty.
(BTMP X) = (IF (BITVP X) (EQUAL X (BTM)) T)) (SIZE X) = (IF (BTMP X) 0 (ADD1 (SIZE (VEC X)))))
SIZE computes the size of a bit vector as follows: an empty bit vector has size 0; otherwise, the bit vector has a size one greater than the size of the VEC of the bit vector. SIZE is a recursive function; we will see many functions which recur on the structure of a bit vector.
Bit vectors are appended with the function V-APPEND, which operates in a manner analogous to a list append function. The function BITN selects a particular bit from bit vector X given an index N. TRUNC truncates (or extends with F's) bit vector A to a size N. The function BOOLP is defined to recognize Boolean valued objects. We have defined the predicate BV2P which recognizes two bit vectors of identical size. This predicate is often used in the hypothesis of theorems which state properties about functions which operate upon two bit vectors simultaneously.
(BOOLP X) = (OR (FALSEP X) (TRUEP X))) (BV2P X Y) = (AND (BITVP X) (BITVP Y) (EQUAL (SIZE X) (SIZE Y)))

Hardware Primitives
We use functions to formalize our notion of combinational logic. We do not formalize registers or memory devices here, as our two ALUs are purely combinational. We think of the functions above as representing primitive gates, e.g., gate array macro cells. When we expand circuit implementation specifications, we do not expand the definitions of the above functions.
For convenience we have defined several other gate functions; these functions are not primitives but are defined in terms of gate primitives. These functions are listed below. 
A Hardware Verification Methodology
The hardware verification methodology we employ involves using the Boyer-Moore logic to record abstract specifications and design specifications. Abstract specifications represent what we think of as "obviously" correct specifications. Design specifications describe implementations in terms of graphs of gates. Often we use recursive functions to describe n-bit implementations. We first present our methodology in general; we later narrow our focus to the comparison of Boolean functions.
To demonstrate our methodology, we consider the specification and verification of a selector. Our hardware selector selects one of two inputs for output. The value of the output is controlled by a third input. Abstractly, we specify a selector with inputs A and B and control input C by the following expression.
(IF C A B)
This specification is more abstract than combinational hardware implementations permit; for instance, A could be 7.
Before giving the definition of our bit-vector selector, we investigate the Boolean selector defined below. This theorem says the one-bit selector B-IF implements our abstract specification when A, B, and C are Boolean.
Our bit-vector selector implementation assumes that A and B are bit vectors of the same size, and that C is a Boolean input. Our bit vector selector is composed of some number of bit selectors. Using a recursive function we specify an n-bit selector named BV-IF.
(BV-IF C A B) = (IF (BTMP A) (BTM) (BITV (B-IF C (BIT A) (BIT B)) (BV-IF C (VEC A) (VEC B))))
The function BV-IF recurs when A is not empty. The proof that BV-IF implements our abstract specification is stated below. This theorem is proved by induction. The proof of this theorem can be carried out by the theorem prover automatically. We present the theorem prover input and its output for this proof. The theorem prover command for a proof attempt is PROVE-LEMMA, the name of this event is BV-IF-WORKS, and the lemma type is REWRITE. We have also given two heuristic hints (INDUCT and DISABLE) which are technically unnecessary but make the output more compact.
(PROVE-LEMMA BV-IF-WORKS (REWRITE) (IMPLIES (BV2P A B) (EQUAL (BV-IF C A B) (IF C A B))) ((INDUCT (BV-IF C A B)) (DISABLE SIZE)))
This formula can be simplified, using the abbreviations BTMP, BV2P, IMPLIES, NOT, OR, and AND, to the following two new formulas:
Case 2. (IMPLIES (AND (BTMP A) (BITVP A) (BITVP B) (EQUAL (SIZE A) (SIZE B))) (EQUAL (BV-IF C A B) (IF C A B))).
This simplifies, rewriting with SIZE-BOTTOM, and unfolding the definitions of BTMP, BITVP, SIZE, BV-IF, and EQUAL, to:
T.
Case 1. (IMPLIES (AND (BITVP A) (NOT (EQUAL A (BTM))) (IMPLIES (BV2P (VEC A) (VEC B)) (EQUAL (BV-IF C (VEC A) (VEC B)) (IF C (VEC A) (VEC B)))) (BITVP B) (EQUAL (SIZE A) (SIZE B))) (EQUAL (BV-IF C A B) (IF C A B))), which simplifies, appealing to the lemmas BV2P-VEC, BITV-BIT-VEC, and B-IF-WORKS, and expanding the definitions of BV2P, IMPLIES, TRUEP, BOOLP, BTMP, and BV-IF, to the goal: (IMPLIES (AND (BITVP A) (NOT (EQUAL A (BTM))) (NOT C) (EQUAL (BV-IF C (VEC A) (VEC B)) (VEC B)) (BITVP B) (EQUAL (SIZE A) (SIZE B))) (EQUAL (BV-IF F A B) B)).
However, this again simplifies, applying the lemmas BITV-BIT-VEC and B-IF-WORKS, and expanding the definitions of TRUEP, BOOLP, BTMP, and BV-IF, to: (IMPLIES (AND (BITVP A) (NOT (EQUAL A (BTM))) (EQUAL (BV-IF F (VEC A) (VEC B)) (VEC B)) (BITVP B) (EQUAL (SIZE A) (SIZE B)) (EQUAL B (BTM))) (EQUAL (BITV F (BTM)) B)).
This again simplifies, rewriting with the lemma SIZE-BOTTOM, and opening up the functions VEC, BITVP, SIZE, and BTMP, to:
Q.E.D. [ 0.1 1.1 0.4 ] BV-IF-WORKS
To produce a gate graph from a recursive circuit specification, for instance BV-IF, we symbolically expand the circuit specification on symbolic inputs. Before expanding a function we identify any common subexpressions present; each common expression is expanded only once and its output is fanned out.
The function BV-IF contains only one common subexpression in its body, namely C. We can observe that the input C will be fanned out to every call of B-IF, because C is recursively passed on without being buffered. Let us proceed through the expansion of BV-IF into a two-bit selector. Our expansion process assumes that all free variables are constrained to be Boolean; we make this explicit later.
To begin our symbolic expansion of BV-IF we instantiate the formal arguments of a call to BV-IF with a control input and two, two-bit bit vectors. By replacing the call of BV-IF with its definition we obtain the second expression below. The third expression below is a simplification of the second after observing that (BTMP (BITV A0 (BITV A1 (BTM)))) is false and using facts about BIT, VEC, and BITV.
(BV-IF C (BITV A0 (BITV A1 (BTM))) (BITV B1 (BITV B1 (BTM)))) = (IF (BTMP (BITV A0 (BITV A1 (BTM)))) (BTM) (BITV (B-IF C (BIT (BITV A0 (BITV A1 (BTM)))) (BIT (BITV B1 (BITV B1 (BTM))))) (BV-IF C (VEC (BITV A0 (BITV A1 (BTM)))) (VEC (BITV B1 (BITV B1 (BTM)))))))) = (BITV (B-IF C A0 B0) (BV-IF C (BITV A1 (BTM)) (BITV B1 (BTM))))
We now expand BV-IF again, simplify, and get the next expression. The remaining call of BV-IF is simplified to just BTM.
(BITV (B-IF C A0 B0) (BITV (B-IF C A1 B1) (BV-IF C (BTM) (BTM)))) = (BITV (B-IF C A0 B0) (BITV (B-IF C A1 B1) (BTM)))
We now expand the definition of B-IF to obtain the following expression.
(BITV (B-NAND (B-NAND C A0) (B-NAND (B-NOT C) B0)) (BITV (B-NAND (B-NAND C A1) (B-NAND (B-NOT C) B1)) (BTM)))
The expansion process presented above is somewhat simplified. We did not need to explicitly identify any common subexpression other than C, thus we did not need to share any active circuitry (gates). Our mechanical expansion process actually produces a theorem where the input variables (C, A0, A1, B0, B1) are constrained to be Boolean. For example, the theorem produced for the two-bit selector is given below.
(IMPLIES (AND (AND (OR (FALSEP C) (TRUEP C)) (OR (FALSEP A0) (TRUEP A0)) (OR (FALSEP A1) (TRUEP A1)) (OR (FALSEP B0) (TRUEP B0)) (OR (FALSEP B1) (TRUEP B1))) (AND (EQUAL X-1 (B-NAND C A0)) (EQUAL X-2 (B-NOT C)) (EQUAL X-3 (B-NAND X-2 B0)) (EQUAL X-4 (B-NAND X-1 X-3)) (EQUAL X-5 (B-NAND C A1)) (EQUAL X-6 (B-NOT C)) (EQUAL X-7 (B-NAND X-6 B1)) (EQUAL X-8 (B-NAND X-5 X-7)))) (EQUAL (BV-IF C (BITV A0 (BITV A1 (BTM))) (BITV B0 (BITV B1 (BTM)))) (BITV X-4 (BITV X-8 (BTM)))))
Common subexpressions are named and placed in the hypothesis of the theorem. Note, however, that the term (B-NOT C) occurs twice. The expander only collects the common subexpressions which appear in the body of a function definition and not those which manifest themselves during the expansion process. It is possible to submit this theorem back to theorem prover and have it prove it.
A Narrow View of Circuit Verification
The abstract specification for our bit-slice ALU is the FM8501 ALU. As mentioned previously, more abstract specifications for the ALUs can be found elsewhere [Hunt 85, Hunt 87 ]. Here we are interested in demonstrating the precise correspondence of two Boolean functions without concerning ourselves with their more general properties. Both ALU functions produce a Boolean carry output, a Boolean overflow output, and an n-bit bit vector result, and we want to prove the exact correspondence of these two design specifications. Part of the verification is similar to other methods of Boolean function verification; however, proving the correctness of n-bit circuit specifications requires the use of induction.
To demonstrate our ALU verification approach, we define a new selector implementation and verify it with respect to BV-IF. As an aside, once we have verified that our new selector specification is identical to BV-IF, then we know this new selector satisfies our original abstract selector specification. A0 (BIT A)) (
A1 (BIT (VEC A))) (A2 (BIT (VEC (VEC A)))) (A3 (BIT (VEC (VEC (VEC A))))) (B0 (BIT B)) (B1 (BIT (VEC B))) (B2 (BIT (VEC (VEC B)))) (B3 (BIT (VEC (VEC (VEC B))))) (C (B-BUF C)) (C-BAR (B-NOT C))) (COND ((BTMP A) (BTM)) ((BTMP (VEC A)) (BITV (B-IF-BAR C C-BAR A0 B0) (BTM))) ((BTMP (VEC (VEC A))) (BITV (B-IF-BAR C C-BAR A0 B0) (BITV (B-IF-BAR C C-BAR A1 B1) (BTM)))) ((BTMP (VEC (VEC (VEC A)))) (BITV (B-IF-BAR C C-BAR A0 B0) (BITV (B-IF-BAR C C-BAR A1 B1) (BITV (B-IF-BAR C C-BAR A2 B2) (BTM))))) (T (BITV (B-IF-BAR C C-BAR A0 B0) (BITV (B-IF-BAR C C-BAR A1 B1) (BITV (B-IF-BAR C C-BAR A2 B2) (BITV (B-IF-BAR C C-BAR A3 B3) (BV4-IF C (VEC (VEC (VEC (VEC A)))) (VEC (VEC (VEC (VEC B))))))))))))
The first part of the BV4-IF definition contains abbreviations for the first four bits of the two input vectors and buffered control inputs; these abbreviations are used in the main body of the definition. This definition considers five cases depending on the size of A. For the cases where the size of A is three bits or less, this definition describes fixed-sized gate graphs. When the size of A is greater than four, this function recurs.
To prove the equivalence of these two functions, we prove the following lemma.
(IMPLIES (BV2P A B) (EQUAL (BV4-IF C A B) (BV-IF C A B)))
We prove this lemma by first proving the following two lemmas with induction. The first lemma says, if bit vector A has size N, then (TRUNC A N) is just A. The second lemma describes the operation of BV4-IF on any two bit vectors. A N) By chaining these two lemmas together along with our lemma above describing the operation of BV-IF, we can prove that the two selectors work identically.
(IMPLIES (AND (EQUAL (SIZE A) N) (BITVP A)) (EQUAL (TRUNC
It is interesting to compare the implementations specified by the two different selector functions. We see BV-IF has a delay of three, but has a very large fanout. BV4-IF fanout is limited to six, but the delay is longer because of the buffering of the control line.
This concludes the introduction to our method. The remainder of this paper is a presentation of the FM8501 and bit-slice ALUs, the verification of the bit-slice ALU with respect to the FM8501 ALU, and a comparison of the two implementations.
The FM8501 ALU Specification
The FM8501 ALU is composed of a number of functional units connected by a large selector. The FM8501 ALU is a 16-function ALU with logical, shift, addition, and subtraction operations which are summarized in Table 1 . We first present the various functional units and then the ALU definition itself.
Several of the ALU operations are simple logical operations. For each of these logical operations we have defined a hardware implementation specification. Each of these specifications operate on n-bit inputs. BV-NOT provides logical negation. BV-AND, BV-OR, and BV-XOR are the logical and, logical or, and 
(BV-NOT X) = (IF (BTMP X) (BTM) (BITV (B-NOT (BIT X)) (BV-NOT (VEC X)))) (BV-AND X Y) = (IF (BTMP X) (BTM) (BITV (B-AND (BIT X) (BIT Y)) (BV-AND (VEC X) (VEC Y)))) (BV-OR X Y) = (IF (BTMP X) (BTM) (BITV (B-OR (BIT X) (BIT Y)) (BV-OR (VEC X) (VEC Y)))) (BV-XOR X Y) = (IF (BTMP X) (BTM) (BITV (B-XOR (BIT X) (BIT Y)) (BV-XOR (VEC X) (VEC Y))))
There are three right shift operations: logical shift right, BV-LSR; arithmetic shift right, BV-ASR; and rotate right with carry, BV-ROR. Left shift operations can be provided by the adder.
(BV-LSR A) = (IF (BTMP A) (BTM) (V-APPEND (VEC A) (BITV F (BTM)))) (BV-ASR A) = (IF (BTMP A) (BTM) (V-APPEND (VEC A) (BITV (BITN A (SIZE A)) (BTM)))) (BV-ROR A C) = (IF (BTMP A) (BTM) (V-APPEND (VEC A) (BITV C (BTM))))
The addition and subtraction functions are all composed from the function BV-ADDER. Typically, hardware adders return a bit vector of the same size as their inputs; however, BV-ADDER is a specification of a ripple-carry adder which returns a bit vector whose size is one bit longer than its A formal parameter. We define three functions for addition and subtraction which, given two n-bit inputs and a carry input, provide an n-bit output, a Boolean overflow output, and a Boolean carry-out output. BV-ADDER-OUTPUT truncates the output of BV-ADDER to the size of the A bit vector. BV-ADDER-CARRY-OUT returns the carry-out by selecting the most significant bit of BV-ADDER. BV-ADDER-OVERFLOWP computes a Boolean result which is true when integer addition does not provide the correct answer.
(BV-ADDER C A B) = (IF (BTMP A) (BITV C (BTM)) (BITV (B-XOR C (B-XOR (BIT A) (BIT B))) (BV-ADDER (B-OR (B-AND (BIT A) (BIT B)) (B-OR (B-AND (BIT A) C) (B-AND (BIT B) C))) (VEC A) (VEC B)))) (BV-ADDER-OUTPUT C A B) = (TRUNC (BV-ADDER C A B) (SIZE A)) (BV-ADDER-CARRY-OUT C A B) = (BITN (BV-ADDER C A B) (ADD1 (SIZE A))) (BV-ADDER-OVERFLOWP C A B) = (B-AND (B-EQUV (BITN A (SIZE A)) (BITN B (SIZE B))) (B-XOR (BITN A (SIZE A)) (BITN (BV-ADDER-OUTPUT C A B) (SIZE A)))) (BV-SUBTRACTER-OUTPUT C A B) = (BV-ADDER-OUTPUT (B-NOT C) (BV-NOT A) B) (BV-SUBTRACTER-CARRY-OUT C A B) = (B-NOT (BV-ADDER-CARRY-OUT (B-NOT C) (BV-NOT A) B)) (BV-SUBTRACTER-OVERFLOWP C A B) = (BV-ADDER-OVERFLOWP (B-NOT C) (BV-NOT A) B)
Similarly, BV-SUBTRACTER-OUTPUT defines a subtracter function with an n-bit output given an n-bit input. BV-SUBTRACTER-CARRY-OUT outputs T when a borrow is required, else F. BV-SUBTRACTER-OVERFLOWP computes whether an integer subtraction overflowed.
The FM8501 ALU returns three results: a bit vector result, a carry-out, and an overflow. We define a new data type, with constructor BV-CV, which simply packages a bit vector and two Booleans into one object. Below is a hardware selector function for objects of this new data type. The BV-CV-IF function selects between two BV-CV objects, A and B, by accessing their components, with accessors BV, C, and V; using B-IF and BV-IF; and recombining the selector results with BV-CV.
(BV-CV-IF C A B) = (BV-CV (BV-IF C (BV A) (BV B)) (B-IF C (C A) (C B)) (B-IF C (V A) (V B))) (IMPLIES (BV2P AV BV) (EQUAL (BV-CV-IF C (BV-CV AV AC AO) (BV-CV BV BC BO)) (IF C (BV-CV AV AC AO) (BV-CV BV BC BO))))
The lemma just above gives an abstract view of the BV-CV-IF selector function.
With the definitions above, it is now possible to define the FM8501 ALU. It takes a carry input, C, two bit vector inputs, A and B, and a 4-bit operation code, OP-CODE. This ALU computes all three outputs, bit vector, carry, and overflow, for every operation code. A) (BITN A 1) F)) ; XOR3 (B-AND3 A B (BITN OP-CODE 1)) (
(BV-ALU-CV A B C OP-CODE) = (LET ((BV-ZERO (NAT-TO-BV 0 (SIZE A)))) (BV-CV-IF (BITN OP-CODE 4) (BV-CV-IF (BITN OP-CODE 3) (BV-CV-IF (BITN OP-CODE 2) (BV-CV-IF (BITN OP-CODE 1) (BV-CV A F F) ; op-code 15 -move (BV-CV (BV-NOT A) F F)) ; op-code 14 -not (BV-CV-IF (BITN OP-CODE 1) (BV-CV (BV-AND A B) F F) ; op-code 13 -and (BV-CV (BV-OR A B) F F))) ; op-code 12 -or (BV-CV-IF (BITN OP-CODE 2) (BV-CV-IF (BITN OP-CODE 1) (BV-CV (BV-XOR A B) F F) ; op-code 11 -xor (BV-CV (BV-LSR
op-code 10 -lsr (BV-CV-IF (BITN OP-CODE 1) (BV-CV (BV-ASR A) (BITN A 1) F) ; op-code 9 -asr (BV-CV (BV-ROR A C) ; op-code 8 -ror (IF (ZEROP (SIZE A)) C (BITN A 1)) F)))) (BV-CV-IF (BITN OP-CODE 3) (BV-CV-IF (BITN OP-CODE 2) (BV-CV-IF (BITN OP-CODE 1) (BV-CV (BV-SUBTRACTER-OUTPUT F A B) ; op-code 7 -sub (BV-SUBTRACTER-CARRY-OUT F A B) (BV-SUBTRACTER-OVERFLOWP F A B)) (BV-CV (BV-SUBTRACTER-OUTPUT C A B) ; op-code 6 -subb (BV-SUBTRACTER-CARRY-OUT C A B) (BV-SUBTRACTER-OVERFLOWP C A B))) (BV-CV-IF (BITN OP-CODE 1) ; op-code 5 -dec (BV-CV (BV-SUBTRACTER-OUTPUT T BV-ZERO A) (BV-SUBTRACTER-CARRY-OUT T BV-ZERO A) (BV-SUBTRACTER-OVERFLOWP T BV-ZERO A)) ; op-code 4 -neg (BV-CV (BV-SUBTRACTER-OUTPUT F A BV-ZERO) (BV-SUBTRACTER-CARRY-OUT F A BV-ZERO) (BV-SUBTRACTER-OVERFLOWP F A BV-ZERO)))) (DECODE-GEN OP-CODE) = (LET ((OP1 (BITN OP-CODE 1)) (OP2 (B-BUF (BITN OP-CODE 2))) (OP3 (B-BUF (BITN OP-CODE 3))) (OP4 (BITN OP-CODE 4))) (BITV (B-AND OP2 (B-NOT OP4)) (BITV (B-AND4 OP1 (B-NOT OP2) OP3 (B-NOT OP4)) (BITV (B-AND3 OP2 OP3 (B-NOT OP4)) (BTM))))) (ALL-8 A B OP-CODE) = (B-
B-AND A (BITN OP-CODE 2)) (B-AND B (BITN OP-CODE 3))) (ALL-16 A B OP-CODE) = (B-XOR4 (B-AND3 A B (BITN OP-CODE 1)) (B-AND A (BITN OP-CODE 2)) (B-AND B (BITN OP-CODE 3)) (BITN OP-CODE 4))
DECODE-MODE produces a Boolean which is true for additions and subtractions, else false. DECODE-PROP and DECODE-GEN compute bit vectors which control the propagate and generate logic in the ALU. ALL-8 and ALL-16 define two combinational logic functions which compute one of either eight or sixteen logical functions.
Function BV3-ALU-HELP is the heart of the bit-slice ALU. This function recurs three bits at a time 3 providing carry look-ahead over three bits. If three bits do not remain in the input argument, then the result is computed with a size appropriate to the input.
(BV3-ALU-HELP C A B MODE OP-PROP OP-GEN) = (LET ((A0 (BIT A)) (B0 (BIT B)) (A1 (BIT (VEC A))) (B1 (BIT (VEC B))) (A2 (BIT (VEC (VEC A)))) (B2 (BIT (VEC (VEC B))))) (LET ((PROP0 (ALL-16 A0 B0 OP-PROP)) (GEN0 (ALL-8 A0 B0 OP-GEN)) (PROP1 (ALL-16 A1 B1 OP-PROP)) (GEN1 (ALL-8 A1 B1 OP-GEN)) (PROP2 (ALL-16 A2 B2 OP-PROP)) (GEN2 (ALL-8 A2 B2 OP-GEN))) (LET ((C0 (B-AND MODE C)) (C1 (B-AND MODE (B-OR GEN0 (B-AND C PROP0)))) (C2 (B-AND MODE (B-OR3 GEN1 (B-AND PROP1 GEN0) (B-AND3 PROP0 PROP1 C)))) (C-OUT (B-OR4 GEN2
(B-AND PROP2 GEN1) (B-AND3 PROP1 PROP2 GEN0) (B-AND4 PROP0 PROP1 PROP2 C))))
(LET ((F0 (B-XOR C0 (B-XOR PROP0 GEN0))) (F1 (B-XOR C1 (B-XOR PROP1 GEN1))) (F2 (B-XOR C2 (B-XOR PROP2 GEN2)))) (COND ((BTMP A) (BITV C0 (BTM))) ((BTMP (VEC A)) (BITV F0 (BITV C1 (BTM)))) ((BTMP (VEC (VEC A))) (BITV F0 (BITV F1 (BITV C2 (BTM))))) (T (BITV F0 (BITV F1 (BITV F2 (BV3-ALU-HELP C-OUT (VEC (VEC (VEC A))) (VEC (VEC (VEC B))) (B-BUF MODE) (BV-BUF OP-PROP) (BV-BUF OP-GEN)))))))))))
The above definition should be studied in sections. The first LET expression defines a set of names for the first three bits in each bit vector whether these bits exist or not. These bits are only referred to if it makes sense to do so. The second LET defines the propagate and generate components for each of the three bits in a slice. The third LET constructs the carry outs for each bit of the slice. These carry outs provide carry look-ahead for each slice. The fourth LET specifies the three output bits for one slice of the ALU. The body of this function then selects one of four results depending on the size of the input vector. For instance, if (BTMP A), then just the carry-out is produced, and so on. It can be seen by inspection that BV3-ALU-HELP produces a bit vector result which has a size one greater than its A argument. This last bit is the carry out when BV3-ALU-HELP is performing addition and subtraction.
We now define the remaining three helper functions we require to build the bit-slice ALU. They assist in producing the ALU carry-out and overflow outputs and one provides help in providing the correct carry-in to the ALU. These functions were all composed by hand and are constructed from random logic. These next three definitions should be skipped upon a first reading.
(NEW-ALU C A B OP-CODE) = (LET ((OP (BV-BUF OP-CODE)) (ASIZE (SIZE A))) (LET ((MODE (DECODE-MODE OP)) (PROP (DECODE-PROP OP)) (GEN (DECODE-GEN OP)) (AX (BV-SHIFT-OR-BUF C A OP)) (CX (CARRY-IN-HELP C OP))) (LET ((BV3-ALU (BV3-ALU-HELP CX AX B MODE PROP GEN))) (BV-CV (TRUNC BV3-ALU ASIZE) (CARRY-OUT-HELP C A (BITN BV3-ALU (ADD1 ASIZE)) OP) (OVERFLOW-HELP (BITN BV3-ALU ASIZE) (BITN A ASIZE) (BITN B ASIZE) OP)))))
This completes the definition of the bit-slice ALU.
The ALU Correspondence Proof
The proof of correspondence of the bit-slice and FM8502 ALUs is by no means straightforward. We construct a graduated sequence of lemmas which leads the theorem prover to the proof. There were several major steps in this development which we outline here.
The Boyer-Moore theorem prover is used by entering definitions and proof requests. Definitions, if accepted, are stored in its internal database and are used during proofs as needed. Proof requests cause the theorem prover to attempt to establish the validity of a conjecture. Proved conjectures, which we call lemmas, are also stored in the theorem prover database. Previously defined functions and proved lemmas may be used in a current theorem prover request.
Definitions and lemmas for the correspondence proof are entered into the Boyer-Moore theorem prover with a script containing all the necessary commands. The ordering of the commands is important, e.g., a definition cannot be used before it is defined.
The first part of the correspondence proof script is concerned with defining Booleans and bit vectors. We then define several functions which manipulate bit vectors (e.g., TRUNC, BITN, SIZE, etc.) and prove often needed properties of these definitions. We next define our primitive hardware functions (e.g., B-NOT, B-AND, etc.) and their vector versions. The sizes of these vector hardware functions are noted with a lemma.
We proceed by defining the adder and subtractor functions; these were taken from the original FM8501 proof script. We define the previously described selectors: BV-IF and BV4-IF. We then define the BV-CV-IF selector. These definitions are all proved to implement selectors. The FM8501 ALU is defined next.
The bit-slice ALU definition proceeds in exactly the same fashion as described in the last section, except we prove some lemmas about BV-SHIFT-OR-BUF just after its definition.
We are now ready to begin the correspondence proof. This proceeds in two basic steps: the inductive proofs that the bit-slice ALU help function BV-ALU-HELP can provide the required logical and arithmetic operations, and the gluing together of these inductive proofs to complete the proof. Let us examine one of the inductive proof statements; below we state that BV-ALU-HELP, under certain conditions, operates just like the vector-and function BV-AND.
(IMPLIES (AND (BITVP A) (BITVP B) (EQUAL MODE F) (EQUAL OP-PROP (BITV T (BITV F (BITV F (BITV F (BTM)))))) (EQUAL OP-GEN (BITV F (BITV F (BITV F (BTM)))))) (EQUAL (BV3-ALU-HELP C A B MODE OP-PROP OP-GEN) (V-APPEND (BV-AND A B) (BITV F (BTM)))))
Notice we append a false Boolean value onto the result of the BV-AND function because BV3-ALU-HELP produced a vector one bit longer than its input.
After proving lemmas describing the operation of BV3-ALU-HELP for the various functions our bit-slice ALU provides, we prove the final theorem below. This final theorem is obtained by examining the cases of the operation code and using the lemmas described just above.
(IMPLIES (AND (BOOLP C) (BV2P A B) (BITVP OP-CODE)) (EQUAL (NEW-ALU C A B OP-CODE) (BV-ALU-CV A B C OP-CODE)))
The Boyer-Moore theorem prover requires 15 minutes to process the ALU correspondence proof script on a Sun 3/280. This time includes defining Booleans and bit vectors, processing the ALU definitions, and proving their correspondence. We then may use these definitions in other proofs. In fact, the FM8501 ALU has been verified to have abstract properties with respect to Boolean bit vectors, natural numbers, and integers. In turn, these abstract properties are used in the verification of the Piton assembler [Moore 88 ] for the FM8502.
ALU Expansions
The FM8501 and bit-slice ALUs specify very different implementations. The FM8501 ALU design is overly simple for actual hardware use. The bit-slice ALU design specifies an implementation which is comparable in gate count to actual working implementations. In this section we present comparisons of gate counts, fanouts, and delays for each ALU.
Our ALU implementation specifications are blueprints for ALUs of any size. We compare our ALUs by expanding our specifications into a number of fixed-sized ALUs. Gates are required even when the bit-vector portion of the result of the ALUs is empty; these gates compute the carry out and overflow results. The zero-bit, bit-slice ALU requires more gates than the zero-bit, FM8501 ALU because of the greater amount of decoding logic used in the bit-slice ALU. properties we desire.
The bit-slice specification was developed and verified in a hierarchical fashion. The ALU is composed of several modules as pictured in Figure 2 . Some of these modules are composed of sub-modules. For instance, the Shift or Buffer module is composed of several sub-modules: a selector, a shifter, and some decoding logic. We performed the verification hierarchically also. In the case of the Shift or Buffer module we verified a selector lemma and then used this lemma in the verification of the module. Later, the Shift or Buffer module lemmas were used in the verification of the entire ALU.
We were able to design and verify the bit-slice ALU in several weeks time. Small changes (of which we made many) often only changed a part of the proof, and when we made errors (not quite so many) we found our problems quickly. In fact, the Boyer-Moore theorem prover output was instrumental in the location of errors, in that it often became "stuck" right at the error in question.
The use of a general-purpose logic allows more abstract circuit specifications than Boolean decision procedures allow. For instance, when specifying addition we refer to numbers; these simply do not exist in Boolean decision procedures. Here we did not make use of this generality, but instead demonstrated the Boolean equivalence of two large functions. ii List of Tables   Table 1: FM8501 ALU Operation Summary  11 iii
